OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1205

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1205 fix for gdb_debug config phoenix 7671d 04h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7688d 15h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7688d 15h /
1202 at exception print insn number to ease debugging phoenix 7688d 15h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7713d 11h /
1200 mbist signals updated according to newest convention markom 7713d 11h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7717d 11h /
1198 make it compile on RH 8,9 phoenix 7743d 02h /
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7748d 07h /
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7748d 08h /
1195 made the project file a little bit more universal dries 7748d 09h /
1194 correct all the syntax errors dries 7748d 10h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7748d 10h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7748d 11h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7748d 11h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7764d 10h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7764d 10h /
1188 Added support for rams with byte write access. simons 7764d 10h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7765d 09h /
1186 Added support for rams with byte write access. simons 7765d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.