OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1218

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1218 segfault when there is no memory context fix phoenix 7740d 11h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7742d 21h /
1216 Support for ram with byte selects added. simons 7742d 21h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7744d 00h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7744d 00h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7748d 12h /
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7748d 12h /
1211 New wb_biu for iwb interface. lampret 7748d 12h /
1210 No functional change. lampret 7748d 12h /
1209 Fixed instantiation name. lampret 7748d 12h /
1208 Added useless signal genpc_stop_refetch. lampret 7748d 12h /
1207 Static exception prefix. lampret 7748d 12h /
1206 Static exception prefix. lampret 7748d 12h /
1205 fix for gdb_debug config phoenix 7754d 21h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7772d 08h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7772d 08h /
1202 at exception print insn number to ease debugging phoenix 7772d 09h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7797d 04h /
1200 mbist signals updated according to newest convention markom 7797d 04h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7801d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.