OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1220

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1220 Exception prefix configuration changed. simons 7487d 16h /
1219 Qmem mbist signals fixed. simons 7487d 16h /
1218 segfault when there is no memory context fix phoenix 7492d 04h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7494d 14h /
1216 Support for ram with byte selects added. simons 7494d 14h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7495d 18h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7495d 18h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7500d 06h /
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7500d 06h /
1211 New wb_biu for iwb interface. lampret 7500d 06h /
1210 No functional change. lampret 7500d 06h /
1209 Fixed instantiation name. lampret 7500d 06h /
1208 Added useless signal genpc_stop_refetch. lampret 7500d 06h /
1207 Static exception prefix. lampret 7500d 06h /
1206 Static exception prefix. lampret 7500d 06h /
1205 fix for gdb_debug config phoenix 7506d 15h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7524d 02h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7524d 02h /
1202 at exception print insn number to ease debugging phoenix 7524d 02h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7548d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.