OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1225

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7512d 20h /
1224 This commit was manufactured by cvs2svn to create tag 'hello-uart_v1_0'. 7517d 08h /
1223 first import dries 7517d 08h /
1222 cfmakeraw is not avaliable on cygwin phoenix 7518d 17h /
1221 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7538d 05h /
1220 Exception prefix configuration changed. simons 7538d 05h /
1219 Qmem mbist signals fixed. simons 7538d 05h /
1218 segfault when there is no memory context fix phoenix 7542d 18h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7545d 04h /
1216 Support for ram with byte selects added. simons 7545d 04h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7546d 07h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7546d 07h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7550d 19h /
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7550d 19h /
1211 New wb_biu for iwb interface. lampret 7550d 19h /
1210 No functional change. lampret 7550d 19h /
1209 Fixed instantiation name. lampret 7550d 19h /
1208 Added useless signal genpc_stop_refetch. lampret 7550d 19h /
1207 Static exception prefix. lampret 7550d 19h /
1206 Static exception prefix. lampret 7550d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.