OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1336

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7265d 08h /
1335 flag for l.cmov instruction added andreje 7265d 08h /
1334 l.ff1 and l.cmov instructions added andreje 7265d 08h /
1333 gcc 3.4 compile fix phoenix 7276d 03h /
1332 gcc 3.4.3 compile fix phoenix 7279d 20h /
1331 jtag bugfix phoenix 7284d 20h /
1330 jtag bugfix phoenix 7284d 21h /
1329 Synplify synthesis script first import jcastillo 7289d 07h /
1328 This commit was manufactured by cvs2svn to create tag 'arelease'. 7290d 00h /
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7290d 00h /
1326 This commit was manufactured by cvs2svn to create tag 'UCLIBC_0_9_26'. 7320d 19h /
1325 Initial import of uClibc-0.9.26 phoenix 7320d 19h /
1324 memory access functions fixes phoenix 7342d 19h /
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7344d 02h /
1322 Christian Krauses bugfixes phoenix 7345d 04h /
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7346d 19h /
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7348d 19h /
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7348d 19h /
1318 oh well, what a mistake phoenix 7364d 20h /
1317 CLEAR_GPR change phoenix 7364d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.