OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 147

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 Initial checkin of instructions chris 8561d 16h /
146 Mofications to work with or1ksim JTAG based simulation chris 8561d 16h /
145 Modifications necessary for functional gdb debugging interface chris 8561d 16h /
144 Modifications necessary for functional gdb interface chris 8561d 16h /
143 Modifications necessary to work with JTAG or1ksim simulator chris 8561d 16h /
142 Modifications for a functional gdb environment chris 8561d 16h /
141 Added l_trap() chris 8561d 16h /
140 Modifications to work with or1ksim JTAG simulator chris 8561d 16h /
139 Modifications for functional gdb chris 8561d 16h /
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8564d 19h /
137 Added TRAP exception chris 8565d 18h /
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8565d 18h /
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8565d 18h /
134 *** empty log message *** markom 8567d 17h /
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8567d 17h /
132 Added option for socket libraries under Solaris chris 8568d 16h /
131 Initial checkin of the Debug Unit register descriptions chris 8568d 16h /
130 Initial checkin of the debug unit module chris 8568d 16h /
129 Added code to inject insn from Debug Unit DIR chris 8568d 16h /
128 Added code to check debug unit after an exception chris 8568d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.