OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Breakpoint exceptions from single step are not printed now. chris 8660d 13h /
151 Typo in the previous commit. Sorry. chris 8660d 13h /
150 Fixed some single stepping issues chris 8660d 13h /
149 Fixed bug where disassemble command caused a segmentation fault chris 8661d 15h /
148 Replace single stepping patch that got overwritten chris 8661d 16h /
147 Initial checkin of instructions chris 8662d 08h /
146 Mofications to work with or1ksim JTAG based simulation chris 8662d 08h /
145 Modifications necessary for functional gdb debugging interface chris 8662d 08h /
144 Modifications necessary for functional gdb interface chris 8662d 08h /
143 Modifications necessary to work with JTAG or1ksim simulator chris 8662d 08h /
142 Modifications for a functional gdb environment chris 8662d 08h /
141 Added l_trap() chris 8662d 08h /
140 Modifications to work with or1ksim JTAG simulator chris 8662d 08h /
139 Modifications for functional gdb chris 8662d 08h /
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8665d 11h /
137 Added TRAP exception chris 8666d 10h /
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8666d 10h /
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8666d 10h /
134 *** empty log message *** markom 8668d 09h /
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8668d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.