OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1522

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 6949d 08h /
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 6949d 08h /
1520 Remove unused code nogj 6949d 08h /
1519 Add a usefull trace to the mc nogj 6949d 08h /
1518 Print a '\n' at the end of the trace nogj 6949d 08h /
1517 Use uint8_t instead of char nogj 6949d 08h /
1516 Make non-writeable memory writeable by the debug core nogj 6949d 08h /
1515 Use the new debug channel code instead of a compile time macro nogj 6949d 08h /
1514 Fix compileation with --enable-execution=simple nogj 6949d 08h /
1513 Remove the flag global nogj 6949d 08h /
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6949d 08h /
1511 Fix typo nogj 6949d 08h /
1510 Create a seporate debug channel to dump exceptions to nogj 6949d 08h /
1509 Remove 08 prefix from PRIdREG nogj 6949d 08h /
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6949d 08h /
1507 Use readline by default if it is availible nogj 6949d 08h /
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6949d 08h /
1505 Make output clearer nogj 6964d 06h /
1504 Use proper types nogj 6964d 06h /
1503 Move loopback handling out of uart_clock16 nogj 6964d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.