OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 153

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
153 Writes to SPR_PC are now enabled chris 8555d 09h /
152 Breakpoint exceptions from single step are not printed now. chris 8555d 09h /
151 Typo in the previous commit. Sorry. chris 8555d 09h /
150 Fixed some single stepping issues chris 8555d 09h /
149 Fixed bug where disassemble command caused a segmentation fault chris 8556d 11h /
148 Replace single stepping patch that got overwritten chris 8556d 12h /
147 Initial checkin of instructions chris 8557d 03h /
146 Mofications to work with or1ksim JTAG based simulation chris 8557d 03h /
145 Modifications necessary for functional gdb debugging interface chris 8557d 03h /
144 Modifications necessary for functional gdb interface chris 8557d 04h /
143 Modifications necessary to work with JTAG or1ksim simulator chris 8557d 04h /
142 Modifications for a functional gdb environment chris 8557d 04h /
141 Added l_trap() chris 8557d 04h /
140 Modifications to work with or1ksim JTAG simulator chris 8557d 04h /
139 Modifications for functional gdb chris 8557d 04h /
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8560d 07h /
137 Added TRAP exception chris 8561d 06h /
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8561d 06h /
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8561d 06h /
134 *** empty log message *** markom 8563d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.