OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1539

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1539 Speed up the dmmu nogj 7086d 13h /
1538 Speed up the immu nogj 7086d 13h /
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 7086d 13h /
1536 Add README.or32 robertmh 7087d 21h /
1535 This commit was manufactured by cvs2svn to create tag 'release'. 7087d 21h /
1534 Import of Glibc robertmh 7087d 21h /
1533 Add missing newline at EOF robertmh 7088d 19h /
1532 Add pretty spr dumping code nogj 7090d 00h /
1531 Remove non-trigerable out-of-range checks nogj 7090d 00h /
1530 Move the checking of the debug channel into the TRACE() macro nogj 7090d 00h /
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.
nogj 7091d 02h /
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 7091d 08h /
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 7091d 08h /
1526 Fix a very outdated comment nogj 7091d 08h /
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 7091d 08h /
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 7091d 08h /
1523 Bring config files up-to-date with recent changes nogj 7091d 08h /
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 7091d 08h /
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 7091d 08h /
1520 Remove unused code nogj 7091d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.