OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1568

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1568 Update config files nogj 6999d 17h /
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6999d 17h /
1566 Make the timer test emit the correct success protocol nogj 6999d 17h /
1565 Revert previous `fix' to accept the correct return code nogj 6999d 17h /
1564 Fix internal clock handling nogj 6999d 17h /
1563 Fix sending too many interrupts in the uart nogj 6999d 17h /
1562 Remove the no-longer used --enable-impl configure option nogj 7001d 00h /
1561 Fix segfault when parsing unknown config sections nogj 7001d 00h /
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 7001d 00h /
1559 Make the tick interrupt work when except_handle does not return nogj 7001d 00h /
1558 Fix a bug where the scheduler stack would underrun when a job was scheduled run in negative time nogj 7001d 00h /
1557 Fix most warnings issued by gcc4 nogj 7001d 00h /
1556 Create an 8-bit program load function to be able to load an unaligned section nogj 7001d 01h /
1555 * Moved log2_int() from cuc/cuc.c as it is usefull for other things aswell.
* Changed code to use log2_int() instead of log2(), which is also a builtin
library function (fixes compile on gcc4).
* Moved is_power2() from sim-config.c to misc.c.
nogj 7001d 01h /
1554 fixed l.maci encoding phoenix 7018d 11h /
1553 Delete uname.c. No longer needed after config.guess update. robertmh 7046d 13h /
1552 Update most config.guess and config.sub scripts. robertmh 7046d 13h /
1551 Remove the pcprev global nogj 7062d 13h /
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.
nogj 7062d 13h /
1549 Spelling fixes nogj 7062d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.