OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1599

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1599 Corrected Syn Script to add MMU memories jcastillo 6798d 23h /
1598 Handle ethernet addresses as an address and not as an int nogj 6800d 15h /
1597 Fix parsing the destination register nogj 6800d 15h /
1596 Fix handling of eof in the sim cli nogj 6800d 15h /
1595 Add default immu/dmmu page size nogj 6800d 15h /
1594 Fix the case of is_power2(0) nogj 6800d 15h /
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6800d 15h /
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6802d 18h /
1591 Added l.fl1, fixed desc of l.ff1 lampret 6803d 12h /
1590 Added l.fl1 lampret 6803d 13h /
1589 Make -d channel be equivalent to -d +channel nogj 6807d 00h /
1588 Correct INT_MAX->INT32_MAX nogj 6807d 01h /
1587 Supports two RAM banks by Jacob Bower jcastillo 6810d 14h /
1586 Charles Qi
Fix memory handling on big endian machines
nogj 6811d 17h /
1585 added missing exception, fixes segfault with trap exception phoenix 6817d 09h /
1584 usability improvments phoenix 6818d 08h /
1583 First Import jcastillo 6818d 20h /
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6818d 20h /
1581 Added support for rc200 board by Jacob Bower jcastillo 6820d 01h /
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.
nogj 6827d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.