OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1608

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6782d 13h /
1607 Don't drop cycles from the scheduler nogj 6782d 13h /
1606 fix uninitialized reads phoenix 6782d 18h /
1605 Execute l.ff1 instruction nogj 6789d 13h /
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6789d 13h /
1603 Accept EM_OPENRISC as a valid machine nogj 6790d 17h /
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6791d 16h /
1601 fixed description of l.sfXXXi lampret 6791d 16h /
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6799d 17h /
1599 Corrected Syn Script to add MMU memories jcastillo 6799d 23h /
1598 Handle ethernet addresses as an address and not as an int nogj 6801d 15h /
1597 Fix parsing the destination register nogj 6801d 15h /
1596 Fix handling of eof in the sim cli nogj 6801d 15h /
1595 Add default immu/dmmu page size nogj 6801d 15h /
1594 Fix the case of is_power2(0) nogj 6801d 15h /
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6801d 15h /
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6803d 18h /
1591 Added l.fl1, fixed desc of l.ff1 lampret 6804d 12h /
1590 Added l.fl1 lampret 6804d 12h /
1589 Make -d channel be equivalent to -d +channel nogj 6808d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.