OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1621

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1621 First Impot jcastillo 7280d 23h /
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 7285d 19h /
1619 Fixed types in function declaration jcastillo 7286d 00h /
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 7286d 07h /
1617 *** empty log message *** phoenix 7286d 07h /
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 7286d 07h /
1615 *** empty log message *** phoenix 7286d 07h /
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 7296d 08h /
1613 change default phoenix 7301d 17h /
1612 major optimizations for or32 target phoenix 7301d 17h /
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 7304d 19h /
1610 Update ChangeLog nogj 7304d 19h /
1609 0.2.0-rc2 release nogj 7304d 19h /
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 7305d 13h /
1607 Don't drop cycles from the scheduler nogj 7305d 13h /
1606 fix uninitialized reads phoenix 7305d 18h /
1605 Execute l.ff1 instruction nogj 7312d 14h /
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 7312d 14h /
1603 Accept EM_OPENRISC as a valid machine nogj 7313d 18h /
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 7314d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.