OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1621

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1621 First Impot jcastillo 7098d 20h /
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 7103d 16h /
1619 Fixed types in function declaration jcastillo 7103d 21h /
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 7104d 03h /
1617 *** empty log message *** phoenix 7104d 03h /
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 7104d 03h /
1615 *** empty log message *** phoenix 7104d 04h /
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 7114d 04h /
1613 change default phoenix 7119d 13h /
1612 major optimizations for or32 target phoenix 7119d 14h /
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 7122d 15h /
1610 Update ChangeLog nogj 7122d 15h /
1609 0.2.0-rc2 release nogj 7122d 16h /
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 7123d 10h /
1607 Don't drop cycles from the scheduler nogj 7123d 10h /
1606 fix uninitialized reads phoenix 7123d 15h /
1605 Execute l.ff1 instruction nogj 7130d 10h /
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 7130d 10h /
1603 Accept EM_OPENRISC as a valid machine nogj 7131d 14h /
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 7132d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.