OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 166

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8534d 23h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8534d 23h /
164 *** empty log message *** lampret 8537d 01h /
163 Forgot files.f file. lampret 8537d 01h /
162 Benches (under development). lampret 8537d 01h /
161 Development version of RTL. Libraries are missing. lampret 8537d 01h /
160 simulation script lampret 8537d 01h /
159 synthesis scripts lampret 8537d 01h /
158 Initial RTEMS import chris 8546d 16h /
157 Update simons 8553d 19h /
156 File moved to opcode. simons 8553d 19h /
155 Update simons 8553d 19h /
154 Updated for new runtime environment chris 8559d 19h /
153 Writes to SPR_PC are now enabled chris 8559d 19h /
152 Breakpoint exceptions from single step are not printed now. chris 8559d 19h /
151 Typo in the previous commit. Sorry. chris 8559d 19h /
150 Fixed some single stepping issues chris 8559d 19h /
149 Fixed bug where disassemble command caused a segmentation fault chris 8560d 22h /
148 Replace single stepping patch that got overwritten chris 8560d 22h /
147 Initial checkin of instructions chris 8561d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.