OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 171

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
171 Added monitor.v and timescale.v lampret 8598d 07h /
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8598d 07h /
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8598d 07h /
168 Major clean-up. lampret 8601d 21h /
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8602d 20h /
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8620d 07h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8620d 07h /
164 *** empty log message *** lampret 8622d 09h /
163 Forgot files.f file. lampret 8622d 09h /
162 Benches (under development). lampret 8622d 09h /
161 Development version of RTL. Libraries are missing. lampret 8622d 10h /
160 simulation script lampret 8622d 10h /
159 synthesis scripts lampret 8622d 10h /
158 Initial RTEMS import chris 8632d 00h /
157 Update simons 8639d 03h /
156 File moved to opcode. simons 8639d 03h /
155 Update simons 8639d 03h /
154 Updated for new runtime environment chris 8645d 03h /
153 Writes to SPR_PC are now enabled chris 8645d 03h /
152 Breakpoint exceptions from single step are not printed now. chris 8645d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.