OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 224

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 added various tests markom 8436d 05h /
223 reran automake and autoconf markom 8436d 05h /
222 added uos to new testbench markom 8436d 06h /
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8436d 06h /
220 Fixed parameters in generic sprams. lampret 8437d 21h /
219 Fixed sensitivity list. lampret 8438d 22h /
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8438d 22h /
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8440d 17h /
216 No longer needed. lampret 8446d 03h /
215 MP3 version. lampret 8446d 03h /
214 Removed redundant "long long" checks erez 8456d 05h /
213 Added test5 for DMA erez 8456d 06h /
212 Added DMA erez 8456d 06h /
211 Added check for "long long" erez 8456d 06h /
210 Updated debug. More cleanup. Added MAC. lampret 8459d 12h /
209 Update debug. lampret 8461d 17h /
208 Initial checkin with working port to or1k chris 8463d 04h /
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8463d 08h /
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8463d 08h /
205 Adding debug capabilities. Half done. lampret 8467d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.