OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 264

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
264 updated cpu config section; added sim config section markom 8271d 10h /
263 configure for cpu; modified command line options markom 8271d 11h /
262 small bug in build_automata fixed; configure for memory markom 8271d 12h /
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8271d 14h /
260 Replaced some 8-bit memory access with 32-bit erez 8273d 04h /
259 Removed tick/Makefile, which is generated anyway erez 8273d 07h /
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8273d 07h /
257 Added initial Ethernet simulation (only TX as yet) erez 8273d 07h /
256 fixed masked_increase() in dma.c erez 8273d 07h /
255 mtspr() now correctly sets value to register erez 8273d 10h /
254 Made error report more verbose erez 8273d 10h /
253 Made macros slightly more robust erez 8273d 11h /
252 Fixed typo erez 8273d 11h /
251 "Granularity" bugfix erez 8273d 11h /
250 This commit was manufactured by cvs2svn to create tag 'or1ksim-ss-20000302'. 8275d 20h /
249 This commit was manufactured by cvs2svn to create tag 'or1k-1_0'. 8275d 20h /
248 First import. cvs 8275d 20h /
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8275d 20h /
246 This commit was manufactured by cvs2svn to create branch 'oc'. 8275d 20h /
245 Initial revision cvs 8275d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.