OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 273

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
273 This are temporary files. simons 8378d 22h /
272 Moved to separate folder. simons 8379d 00h /
271 Added missing endif lampret 8379d 02h /
270 some speedups, when debug module is disabled markom 8379d 09h /
269 added labels; corrected false if clause, preventing to fill iqueue markom 8379d 09h /
268 First import. lampret 8379d 21h /
267 First import. lampret 8379d 21h /
266 First import. lampret 8379d 22h /
265 Modified virtual silicon instantiations. lampret 8381d 22h /
264 updated cpu config section; added sim config section markom 8382d 03h /
263 configure for cpu; modified command line options markom 8382d 04h /
262 small bug in build_automata fixed; configure for memory markom 8382d 04h /
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8382d 07h /
260 Replaced some 8-bit memory access with 32-bit erez 8383d 21h /
259 Removed tick/Makefile, which is generated anyway erez 8383d 23h /
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8384d 00h /
257 Added initial Ethernet simulation (only TX as yet) erez 8384d 00h /
256 fixed masked_increase() in dma.c erez 8384d 00h /
255 mtspr() now correctly sets value to register erez 8384d 03h /
254 Made error report more verbose erez 8384d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.