OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 333

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
333 small bug fixed markom 8263d 12h /
332 removed fixed irq numbering from pic.h; tick timer section added markom 8263d 12h /
331 dependecy is required by history analisis markom 8263d 13h /
330 Cache test lampret 8263d 16h /
329 Now using macros from spr_defs.h lampret 8263d 16h /
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8263d 18h /
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8263d 18h /
326 More realistic default cache type. lampret 8263d 18h /
325 minor ethernet testbench modifications erez 8264d 21h /
324 added initial ethernet RX simulation (very simple for now) erez 8264d 21h /
323 small fix erez 8264d 21h /
322 IC test repaired.C simons 8265d 01h /
321 added missing gdbcomm files markom 8265d 04h /
320 added prototypes for xxx_vapi_id() erez 8265d 09h /
319 Added some tests (nothing to do with mp3 demo) lampret 8265d 15h /
318 Modified monitor tu support exceptions. lampret 8265d 15h /
317 This commit was manufactured by cvs2svn to create branch 'mp3_stable'. 8265d 16h /
316 Fixed exceptions. lampret 8265d 16h /
315 Simulator settings. simons 8266d 03h /
314 Exception enabled simons 8266d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.