OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 361

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8355d 10h /
360 Added OR1200_REGISTERED_INPUTS. lampret 8355d 21h /
359 Added optional sampling of inputs. lampret 8355d 21h /
358 Fixed virtual silicon single-port rams instantiation. lampret 8355d 21h /
357 Fixed dbg_is_o assignment width. lampret 8355d 21h /
356 Break point bug fixed simons 8356d 00h /
355 uart VAPI model improved; changes to MC and eth. markom 8356d 07h /
354 Fixed width of du_except. lampret 8356d 17h /
353 Cashes disabled. simons 8357d 04h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8358d 07h /
351 Fixed some l.trap typos. lampret 8358d 08h /
350 For GDB changed single stepping and disabled trap exception. lampret 8358d 10h /
349 Some bugs regarding cache simulation fixed. simons 8359d 22h /
348 Added instructions on how to build configure. ivang 8361d 06h /
347 Added CRC32 calculation to Ethernet erez 8362d 03h /
346 Improved Ethernet simulation erez 8362d 05h /
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8362d 05h /
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8362d 07h /
343 Small touches to test programs erez 8362d 09h /
342 added exception vectors to support and modified section names markom 8363d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.