OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 367

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Changed DSR/DRR behavior and exception detection. lampret 8403d 00h /
366 *** empty log message *** simons 8403d 14h /
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8403d 19h /
364 info spr bug fixed markom 8404d 18h /
363 program can be stepped and continued before running it, supporting low level debugging markom 8404d 19h /
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8405d 00h /
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8405d 01h /
360 Added OR1200_REGISTERED_INPUTS. lampret 8405d 11h /
359 Added optional sampling of inputs. lampret 8405d 11h /
358 Fixed virtual silicon single-port rams instantiation. lampret 8405d 11h /
357 Fixed dbg_is_o assignment width. lampret 8405d 11h /
356 Break point bug fixed simons 8405d 14h /
355 uart VAPI model improved; changes to MC and eth. markom 8405d 21h /
354 Fixed width of du_except. lampret 8406d 08h /
353 Cashes disabled. simons 8406d 18h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8407d 21h /
351 Fixed some l.trap typos. lampret 8407d 23h /
350 For GDB changed single stepping and disabled trap exception. lampret 8408d 00h /
349 Some bugs regarding cache simulation fixed. simons 8409d 13h /
348 Added instructions on how to build configure. ivang 8410d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.