OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 392

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8571d 05h /
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8571d 05h /
390 Changed instantiation name of VS RAMs. lampret 8571d 07h /
389 Changed default delay for load and store in superscalar cpu. lampret 8571d 07h /
388 Added comments for cpu section. lampret 8571d 07h /
387 Now FPGA and ASIC target are separate. lampret 8571d 09h /
386 Fixed VS RAM instantiation - again. lampret 8571d 09h /
385 check testbench now modified to work with new report output markom 8571d 15h /
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8571d 16h /
383 modified simmem.cfg structure! ADD markom 8571d 16h /
382 bitmask function bug fixed markom 8571d 18h /
381 number display is more strict with 0x prefix with hex numbers markom 8571d 18h /
380 all tests pass check markom 8571d 19h /
379 bug fixed. markom 8571d 19h /
378 cleanup in testbench; pc divided into ppc and npc markom 8571d 20h /
377 cleanup in testbench; pc divided into ppc and npc markom 8571d 20h /
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8571d 20h /
375 Support for breakpoints changed. simons 8572d 06h /
374 *** empty log message *** simons 8572d 12h /
373 update after links markom 8572d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.