OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 411

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
411 acv uart testsuite now works (without modem test) markom 8253d 16h /
410 MMU test added. simons 8254d 09h /
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8254d 16h /
408 Fixed errant rx_bd_num erez 8255d 12h /
407 Initial revision. simons 8255d 13h /
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8255d 15h /
405 Stepping trough l.jal and l.jalr fixed. simons 8256d 16h /
404 is_delayed() is used outside this file. simons 8256d 16h /
403 Prompt changed because ddd requires (gdb). simons 8256d 16h /
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8256d 21h /
401 *** empty log message *** simons 8260d 07h /
400 force_dslot_fetch does not work - allways zero. simons 8260d 07h /
399 Trap insn couses break after exits ex_insn. simons 8260d 07h /
398 added register field defines ivang 8262d 12h /
397 removed or16 architecture markom 8262d 13h /
396 added missing file markom 8262d 15h /
395 removed obsolete dependency and history from cpu section markom 8262d 17h /
394 dependency joined with dependstats; history moved to sim section markom 8262d 18h /
393 messages: exception on many places changed to abort markom 8262d 19h /
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8263d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.