OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 416

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
416 IMMU bugs fixed. simons 8404d 00h /
415 DTLB test tested on simulator. simons 8405d 01h /
414 Stack section should not be loaded into mamory. simons 8405d 09h /
413 some section changes markom 8405d 10h /
412 *** empty log message *** simons 8405d 11h /
411 acv uart testsuite now works (without modem test) markom 8405d 14h /
410 MMU test added. simons 8406d 08h /
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8406d 14h /
408 Fixed errant rx_bd_num erez 8407d 10h /
407 Initial revision. simons 8407d 12h /
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8407d 13h /
405 Stepping trough l.jal and l.jalr fixed. simons 8408d 14h /
404 is_delayed() is used outside this file. simons 8408d 14h /
403 Prompt changed because ddd requires (gdb). simons 8408d 14h /
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8408d 19h /
401 *** empty log message *** simons 8412d 05h /
400 force_dslot_fetch does not work - allways zero. simons 8412d 05h /
399 Trap insn couses break after exits ex_insn. simons 8412d 05h /
398 added register field defines ivang 8414d 10h /
397 removed or16 architecture markom 8414d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.