OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 428

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
428 cache configuration added markom 8702d 06h /
427 memory_table status output; some bugs fixed in configuration loading markom 8702d 06h /
426 memory logging added markom 8702d 07h /
425 immu and dmmu configurations added markom 8702d 07h /
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8702d 10h /
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8703d 05h /
422 Data section is put to flash when loading. simons 8703d 07h /
421 aadded missing file markom 8703d 08h /
420 Jump bug fixed. simons 8703d 10h /
419 Added config parameter vapi.log_device_id erez 8703d 23h /
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8703d 23h /
417 ITLB test tested on simulator. simons 8704d 20h /
416 IMMU bugs fixed. simons 8704d 20h /
415 DTLB test tested on simulator. simons 8705d 21h /
414 Stack section should not be loaded into mamory. simons 8706d 05h /
413 some section changes markom 8706d 07h /
412 *** empty log message *** simons 8706d 07h /
411 acv uart testsuite now works (without modem test) markom 8706d 10h /
410 MMU test added. simons 8707d 04h /
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8707d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.