OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 492

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
492 uart THRE interrupt immedialty after write to IER markom 8403d 04h /
491 pc command fixed markom 8404d 00h /
490 clkcycle parsing problem fixed markom 8404d 00h /
489 blank page at beginning and at the end of the isa doc. markom 8404d 00h /
488 *** empty log message *** ivang 8404d 05h /
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8404d 05h /
486 Updated documentation in default sim.cfg erez 8404d 06h /
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8404d 07h /
484 Changed to support execution from various addresses. simons 8404d 19h /
483 Implemented some GPIO tests erez 8404d 20h /
482 profiling uses l.jr instead of obsolete l.jalr markom 8405d 00h /
481 -f bug fixed markom 8405d 00h /
480 RTL_SIM define added for shorter simulation runtime. simons 8405d 00h /
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8405d 00h /
478 Started adding acv_gpio testbench erez 8405d 00h /
477 Improved multi-id vapi logs (i.e. GPIO) erez 8405d 00h /
476 Fixed warnings. ivang 8405d 01h /
475 l.jalr r9 is not used any more. simons 8405d 02h /
474 Updated building instructions. or1.h not used anymore. ivang 8405d 02h /
473 Added test flag templates. ivang 8405d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.