OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 509

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 unused var warning corrected markom 8221d 05h /
508 nop instruction now has immediate markom 8221d 06h /
507 Added reun_regression script. lampret 8221d 10h /
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8221d 10h /
505 Test cases. support/ and utils/ are used by all test cases - build first. Non working tests: setpc, trap, trap2. lampret 8221d 10h /
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8221d 11h /
503 Fixed tabs in dma.c erez 8222d 07h /
502 Added RGPIO_INTS (according to GPIO spec) erez 8222d 08h /
501 Added .cvsignore files for annoying generated files in testbench erez 8222d 09h /
500 Added .cvsignore files for annoying generated files erez 8222d 09h /
499 Made testbench/support/int.c more usable and changed acv_gpio test to use it erez 8222d 09h /
498 Fixed data type bug in l_mac() that caused incorrect calculation of MACHI. Possible that l_msb has the same bug. lampret 8233d 18h /
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8233d 19h /
496 Added generation of instruction set reference document. ivang 8234d 05h /
495 added missing enddevice command in GPIO section markom 8234d 06h /
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8234d 06h /
493 --enable-opt switch added to testbench configure markom 8234d 09h /
492 uart THRE interrupt immedialty after write to IER markom 8234d 09h /
491 pc command fixed markom 8235d 04h /
490 clkcycle parsing problem fixed markom 8235d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.