OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 523

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
523 l.jalr r9 removed. simons 8717d 23h /
522 Bug fixed. simons 8718d 01h /
521 Simprintf bug fixed. simons 8718d 01h /
520 LP interrupt test removed, because it can not be tested with tick timer. simons 8718d 03h /
519 except_test.S renamed to except_test_s.S simons 8718d 03h /
518 some more performance optimizations markom 8719d 03h /
517 some performance optimizations markom 8719d 04h /
516 except test files renamed markom 8719d 08h /
515 uart test updated; simprintf updated markom 8719d 08h /
514 l.jalr r9 instruction removed. simons 8719d 09h /
513 obsolete --enable-profiler and --disable-debugmod configure options removed; parse.c now loads only external symbols markom 8719d 09h /
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8719d 21h /
511 new reporting system markom 8720d 03h /
510 new reporting system markom 8720d 03h /
509 unused var warning corrected markom 8720d 04h /
508 nop instruction now has immediate markom 8720d 05h /
507 Added reun_regression script. lampret 8720d 09h /
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8720d 09h /
505 Test cases. support/ and utils/ are used by all test cases - build first. Non working tests: setpc, trap, trap2. lampret 8720d 09h /
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8720d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.