OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 607

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
607 single step steps just one instruction ^c bug fixed markom 8342d 23h /
606 raw register range bug fixed; acv_uart test passes markom 8343d 23h /
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8343d 23h /
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8344d 00h /
603 fixed bfd markom 8344d 01h /
602 Renamed targets. Switched off debug. lampret 8345d 00h /
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8345d 11h /
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8345d 12h /
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8345d 12h /
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8345d 21h /
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8345d 21h /
596 SR[TEE] should be zero after reset. lampret 8346d 01h /
595 Fixed 'the NPC single-step fix'. lampret 8346d 21h /
594 removed temporary printf, which stayed in by accident markom 8346d 22h /
593 ctrl-c handling fixed markom 8346d 22h /
592 Added int_test. lampret 8347d 03h /
591 Added support for reading XILINX_RAM32X1D register file. lampret 8347d 03h /
590 Added test case for testing NPC read bug when doing single-step. lampret 8347d 03h /
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8347d 03h /
588 New test added. simons 8347d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.