OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 611

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8341d 21h /
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8341d 21h /
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8341d 21h /
608 Range exception removed from test. simons 8342d 17h /
607 single step steps just one instruction ^c bug fixed markom 8342d 17h /
606 raw register range bug fixed; acv_uart test passes markom 8343d 17h /
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8343d 17h /
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8343d 18h /
603 fixed bfd markom 8343d 20h /
602 Renamed targets. Switched off debug. lampret 8344d 18h /
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8345d 06h /
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8345d 06h /
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8345d 06h /
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8345d 15h /
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8345d 15h /
596 SR[TEE] should be zero after reset. lampret 8345d 20h /
595 Fixed 'the NPC single-step fix'. lampret 8346d 15h /
594 removed temporary printf, which stayed in by accident markom 8346d 16h /
593 ctrl-c handling fixed markom 8346d 16h /
592 Added int_test. lampret 8346d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.