URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 615

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
615	cmov and extxx instructions; add, addi, and, andi now set flag	markom	8339d 15h	/
614	Changed to support new debug if.	simons	8339d 22h	/
613	init: trap exception occurs always; initialization of sr not needed anymore	markom	8340d 19h	/
612	Tick timer period extended to meet real timing.	simons	8340d 21h	/
611	EEAR register is not changed by trap, sys, int, tick and range exception.	simons	8341d 22h	/
610	Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined.	lampret	8341d 22h	/
609	Added wb_err_o to flash and sram i/f for testing the buserr exception.	lampret	8341d 23h	/
608	Range exception removed from test.	simons	8342d 18h	/
607	single step steps just one instruction ^c bug fixed	markom	8342d 18h	/
606	raw register range bug fixed; acv_uart test passes	markom	8343d 18h	/
605	simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed	markom	8343d 18h	/
604	mul test repaired - signed multiplication; obsolete pic test removed; make check pass	markom	8343d 19h	/
603	fixed bfd	markom	8343d 21h	/
602	Renamed targets. Switched off debug.	lampret	8344d 19h	/
601	or1k has anly one external interrupt exception. Tick timer exception added.	simons	8345d 07h	/
600	No more low/high priority interrupts (PICPR removed). Added tick timer exception.	simons	8345d 07h	/
599	No more low/high priority interrupts (PICPR removed). Added tick timer exception.	simons	8345d 07h	/
598	Fixed SR[EXR] (this is now actually SR[TEE])	lampret	8345d 16h	/
597	Fixed OR1200_XILINX_RAM32X1D.	lampret	8345d 16h	/
596	SR[TEE] should be zero after reset.	lampret	8345d 21h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] - Rev 615

Filtering Options