OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 625

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
625 Bus error bug fixed. Cache routines added. simons 8327d 13h /
624 Added logging of writes/read to/from SPR registers. ivang 8327d 13h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8327d 15h /
622 Cache test works on hardware. simons 8327d 18h /
621 Cache test works on hardware. simons 8327d 19h /
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8327d 19h /
619 all test pass, after newest changes markom 8327d 19h /
618 Fixed display of new 'void' nop insns. lampret 8328d 04h /
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8328d 04h /
616 flags test added markom 8330d 14h /
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8330d 14h /
614 Changed to support new debug if. simons 8330d 22h /
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8331d 19h /
612 Tick timer period extended to meet real timing. simons 8331d 20h /
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8332d 21h /
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8332d 22h /
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8332d 22h /
608 Range exception removed from test. simons 8333d 17h /
607 single step steps just one instruction ^c bug fixed markom 8333d 17h /
606 raw register range bug fixed; acv_uart test passes markom 8334d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.