OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 633

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
633 Bug fix in command line parser. ivang 8198d 21h /
632 profiler and mprofiler merged into sim. ivang 8199d 16h /
631 Real cache access is simulated now. simons 8200d 15h /
630 some bug fixes in store buffer analysis markom 8201d 00h /
629 typo fixed markom 8201d 03h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8201d 04h /
627 or32 restored markom 8201d 04h /
626 store buffer added markom 8201d 04h /
625 Bus error bug fixed. Cache routines added. simons 8201d 20h /
624 Added logging of writes/read to/from SPR registers. ivang 8201d 20h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8201d 22h /
622 Cache test works on hardware. simons 8202d 01h /
621 Cache test works on hardware. simons 8202d 02h /
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8202d 03h /
619 all test pass, after newest changes markom 8202d 03h /
618 Fixed display of new 'void' nop insns. lampret 8202d 11h /
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8202d 12h /
616 flags test added markom 8204d 22h /
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8204d 22h /
614 Changed to support new debug if. simons 8205d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.