OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 642

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8333d 01h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8333d 01h /
640 Merge profiler and mprofiler with sim. ivang 8333d 03h /
639 MMU cache inhibit bit test added. simons 8335d 17h /
638 TLBTR CI bit is now working properly. simons 8335d 17h /
637 Updated file names. lampret 8335d 18h /
636 Fixed combinational loops. lampret 8335d 18h /
635 Fixed Makefile bug. ivang 8335d 20h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8336d 22h /
633 Bug fix in command line parser. ivang 8336d 22h /
632 profiler and mprofiler merged into sim. ivang 8337d 17h /
631 Real cache access is simulated now. simons 8338d 16h /
630 some bug fixes in store buffer analysis markom 8339d 01h /
629 typo fixed markom 8339d 05h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8339d 05h /
627 or32 restored markom 8339d 05h /
626 store buffer added markom 8339d 05h /
625 Bus error bug fixed. Cache routines added. simons 8339d 22h /
624 Added logging of writes/read to/from SPR registers. ivang 8339d 22h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8340d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.