OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 643

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 Quick bug fix. ivang 8438d 06h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8438d 06h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8438d 07h /
640 Merge profiler and mprofiler with sim. ivang 8438d 08h /
639 MMU cache inhibit bit test added. simons 8440d 23h /
638 TLBTR CI bit is now working properly. simons 8440d 23h /
637 Updated file names. lampret 8441d 00h /
636 Fixed combinational loops. lampret 8441d 00h /
635 Fixed Makefile bug. ivang 8441d 02h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8442d 03h /
633 Bug fix in command line parser. ivang 8442d 04h /
632 profiler and mprofiler merged into sim. ivang 8442d 23h /
631 Real cache access is simulated now. simons 8443d 22h /
630 some bug fixes in store buffer analysis markom 8444d 07h /
629 typo fixed markom 8444d 10h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8444d 11h /
627 or32 restored markom 8444d 11h /
626 store buffer added markom 8444d 11h /
625 Bus error bug fixed. Cache routines added. simons 8445d 03h /
624 Added logging of writes/read to/from SPR registers. ivang 8445d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.