OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 644

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8247d 17h /
643 Quick bug fix. ivang 8247d 17h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8247d 17h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8247d 18h /
640 Merge profiler and mprofiler with sim. ivang 8247d 19h /
639 MMU cache inhibit bit test added. simons 8250d 10h /
638 TLBTR CI bit is now working properly. simons 8250d 10h /
637 Updated file names. lampret 8250d 11h /
636 Fixed combinational loops. lampret 8250d 11h /
635 Fixed Makefile bug. ivang 8250d 13h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8251d 14h /
633 Bug fix in command line parser. ivang 8251d 15h /
632 profiler and mprofiler merged into sim. ivang 8252d 10h /
631 Real cache access is simulated now. simons 8253d 09h /
630 some bug fixes in store buffer analysis markom 8253d 18h /
629 typo fixed markom 8253d 21h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8253d 22h /
627 or32 restored markom 8253d 22h /
626 store buffer added markom 8253d 22h /
625 Bus error bug fixed. Cache routines added. simons 8254d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.