OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8283d 14h /
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8283d 14h /
776 Updated defines. lampret 8283d 14h /
775 Optimized cache controller FSM. lampret 8283d 14h /
774 Removed old files. lampret 8283d 15h /
773 Changing directory structure ... lampret 8283d 15h /
772 Changing directory structure ... lampret 8283d 16h /
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8284d 15h /
770 Maze application added. Mouse driver changed. simons 8285d 08h /
769 This commit was manufactured by cvs2svn to create tag 'first'. 8285d 12h /
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.
lampret 8285d 12h /
767 First import of the XSV CPLD environment. lampret 8285d 12h /
766 Color bits position changed. simons 8285d 17h /
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8285d 19h /
764 Some further changes. simons 8285d 20h /
763 FTP and telnet working on or1ksim. simons 8286d 11h /
762 Mistake fixed. simons 8289d 23h /
761 Checksum calculation fixed. simons 8290d 00h /
760 Fixed defines for running on XSV800 at 10MHz lampret 8290d 11h /
759 Explained 10MHz. Fixed directory name. lampret 8290d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.