OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 787

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
787 Added romfs.tgz lampret 8280d 20h /
786 Moved UCF constraint file to the backend directory. lampret 8280d 20h /
785 Added XSV specific documentation. lampret 8280d 20h /
784 Added soem missing files. lampret 8280d 20h /
783 Added sim directory and sub files/dirs. lampret 8280d 20h /
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8280d 20h /
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8280d 21h /
780 Added libraries. lampret 8280d 21h /
779 Added bench directory lampret 8280d 21h /
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8280d 21h /
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8280d 22h /
776 Updated defines. lampret 8280d 22h /
775 Optimized cache controller FSM. lampret 8280d 22h /
774 Removed old files. lampret 8280d 22h /
773 Changing directory structure ... lampret 8280d 23h /
772 Changing directory structure ... lampret 8280d 23h /
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8281d 23h /
770 Maze application added. Mouse driver changed. simons 8282d 16h /
769 This commit was manufactured by cvs2svn to create tag 'first'. 8282d 20h /
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8282d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.