OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 794

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
794 Added again just recently removed full_case directive lampret 8119d 20h /
793 Added synthesis off/on for timescale.v included file. lampret 8119d 20h /
792 Fixed port names that changed. lampret 8119d 20h /
791 Fixed some ports in instnatiations that were removed from the modules lampret 8119d 20h /
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8119d 20h /
789 Added response from memory controller (addr 0x60000000) lampret 8119d 21h /
788 Some of the warnings fixed. lampret 8119d 21h /
787 Added romfs.tgz lampret 8120d 15h /
786 Moved UCF constraint file to the backend directory. lampret 8120d 16h /
785 Added XSV specific documentation. lampret 8120d 16h /
784 Added soem missing files. lampret 8120d 16h /
783 Added sim directory and sub files/dirs. lampret 8120d 16h /
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8120d 16h /
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8120d 16h /
780 Added libraries. lampret 8120d 16h /
779 Added bench directory lampret 8120d 17h /
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8120d 17h /
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8120d 17h /
776 Updated defines. lampret 8120d 17h /
775 Optimized cache controller FSM. lampret 8120d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.