OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 812

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
812 new number parsing, ip parsing markom 8154d 09h /
811 This commit was manufactured by cvs2svn to create tag 'initial'. 8154d 12h /
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.
simons 8154d 12h /
809 ORP monitor simons 8154d 12h /
808 Elf support added. simons 8154d 12h /
807 sched files moved to support dir markom 8155d 15h /
806 uart now partially uses scheduler markom 8155d 15h /
805 kbd, fb, vga devices now uses scheduler markom 8155d 16h /
804 memory regions can now overlap with MC -- not according to MC spec markom 8156d 09h /
803 Free irq handler fixed. simons 8159d 03h /
802 Cache and tick timer tests fixed. simons 8160d 14h /
801 l.muli instruction added markom 8162d 10h /
800 Bug fixed. simons 8163d 07h /
799 Wrapping around 512k boundary to simulate real hw. simons 8167d 01h /
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8167d 01h /
797 Changed hardcoded address for fake MC to use a define. lampret 8167d 02h /
796 Removed unused ports wb_clki and wb_rst_i lampret 8167d 02h /
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8167d 06h /
794 Added again just recently removed full_case directive lampret 8167d 06h /
793 Added synthesis off/on for timescale.v included file. lampret 8167d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.