OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 883

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
883 cuc updated, cuc prompt parsing; CSM analysis markom 8178d 00h /
882 Routine for adjusting read and write delay for devices added. simons 8180d 03h /
881 Normally uart rx and tx files should be in the current folder. mohor 8180d 20h /
880 Library should not be erased during clean. mohor 8180d 21h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 8182d 23h /
878 first release of atabug rherveille 8184d 17h /
877 ata beta release rherveille 8184d 17h /
876 Beta release of ATA simulation rherveille 8184d 17h /
875 libgcc is moved here to avoid the mess with the folders. simons 8185d 06h /
874 Command for displaying trace buffer added. simons 8193d 00h /
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8204d 05h /
872 Touch screen test added. simons 8208d 05h /
871 Generic flip-flop based memory macro for register file. lampret 8209d 00h /
870 Added defines for enabling generic FF based memory macro for register file. lampret 8209d 00h /
869 Added generic flip-flop based memory macro instantiation. lampret 8209d 00h /
868 help added for mprofiler and profiler commands markom 8212d 09h /
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8214d 10h /
866 after make headers markom 8218d 05h /
865 true flase bug fixed markom 8220d 00h /
864 Change the order of biulding tools. simons 8220d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.