OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 895

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8277d 22h /
894 Typing mistake fixed. simons 8279d 20h /
893 Ethernet tested on xess board. simons 8279d 20h /
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 8279d 20h /
891 eth_ledc not positioned correctly. Fixed. mohor 8279d 20h /
890 Ethernet RXD pins were not positioned correctly. mohor 8279d 20h /
889 Modified Ethernet model. ivang 8280d 02h /
888 LCD 320x240 configuration added. simons 8280d 18h /
887 Some additional instructions fixes. simons 8281d 04h /
886 MMU registers reserved fields protected from writing. simons 8282d 04h /
885 Some incorrect instructions fixed. simons 8282d 07h /
884 code cleaning - a lot of global variables moved to runtime struct markom 8282d 09h /
883 cuc updated, cuc prompt parsing; CSM analysis markom 8283d 04h /
882 Routine for adjusting read and write delay for devices added. simons 8285d 07h /
881 Normally uart rx and tx files should be in the current folder. mohor 8286d 00h /
880 Library should not be erased during clean. mohor 8286d 01h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 8288d 03h /
878 first release of atabug rherveille 8289d 21h /
877 ata beta release rherveille 8289d 21h /
876 Beta release of ATA simulation rherveille 8289d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.