OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 914

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
914 SR[FO] is always set to 1. lampret 8111d 21h /
913 Executed log insns counter output in decimal instead of hex. lampret 8111d 21h /
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8111d 21h /
911 Added instruction count to hardware executed log lampret 8111d 21h /
910 No arith and overflow flags by default. lampret 8111d 22h /
909 Bug fix. lampret 8113d 08h /
908 busy signal added markom 8117d 16h /
907 function calling generation; not tested yet markom 8117d 16h /
906 function dependency analysis added markom 8117d 19h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8118d 15h /
904 duplicated memory loads (same location) can be removed markom 8118d 20h /
903 a few gui improvements markom 8119d 14h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8119d 15h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8122d 09h /
900 Typing error fixed. mohor 8122d 09h /
899 Typing error fixed. mohor 8122d 10h /
898 l.movhi added; (signed) comparison bug fixed markom 8124d 13h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8124d 13h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8127d 08h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8127d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.