OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 928

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
928 sfor instruction replaced by conditional cmov markom 8024d 21h /
927 problems with LRBB removal solved markom 8024d 22h /
926 regs and loads do not use rst - can yield less logic markom 8025d 16h /
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8025d 16h /
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8025d 23h /
923 basic dos/fat service release rherveille 8026d 14h /
922 basic dos service rherveille 8026d 14h /
921 atabug stable release rherveille 8026d 14h /
920 *** empty log message *** rherveille 8026d 15h /
919 stable release rherveille 8026d 15h /
918 sa command bug fixed markom 8026d 21h /
917 optimize cmovs bug fixed markom 8026d 21h /
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8027d 07h /
915 cuc main verilog file generation markom 8027d 19h /
914 SR[FO] is always set to 1. lampret 8028d 00h /
913 Executed log insns counter output in decimal instead of hex. lampret 8028d 00h /
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8028d 00h /
911 Added instruction count to hardware executed log lampret 8028d 00h /
910 No arith and overflow flags by default. lampret 8028d 01h /
909 Bug fix. lampret 8029d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.