OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 963

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8116d 09h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8116d 09h /
961 uart16550 RTL files renamed/added/removed. lampret 8116d 09h /
960 Directory cleanup. lampret 8116d 09h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 8117d 08h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8117d 08h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8117d 18h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8117d 23h /
955 typos and grammar fixed markom 8119d 00h /
954 some debugging code cleanup markom 8119d 03h /
953 burst detection for bytes & halfwords added markom 8119d 04h /
952 Added or1200_monitor top. lampret 8119d 09h /
951 Updated file names lampret 8119d 09h /
950 Removed nop.log. Added general.log and lookup.log. In the middle of moving test cases. lampret 8119d 09h /
949 Added more WISHBONE protocol checks. Removed nop.log. Added general.log and lookup.log. lampret 8119d 09h /
948 Fixed reference name lampret 8119d 09h /
947 rty_i are unused - tied to zero. lampret 8119d 09h /
946 Added SRAM_GENERIC lampret 8119d 09h /
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 8119d 09h /
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8119d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.