OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 970

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 8137d 00h /
969 Checking in except directory. lampret 8137d 16h /
968 Checking in utils directory. lampret 8137d 16h /
967 Checking in mul directory. lampret 8137d 16h /
966 Checking in cbasic directory. lampret 8137d 16h /
965 Checking in basic directory. lampret 8137d 16h /
964 Checking in support directory. lampret 8137d 16h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8137d 16h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8137d 16h /
961 uart16550 RTL files renamed/added/removed. lampret 8137d 16h /
960 Directory cleanup. lampret 8137d 16h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 8138d 16h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8138d 16h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8139d 02h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8139d 06h /
955 typos and grammar fixed markom 8140d 07h /
954 some debugging code cleanup markom 8140d 10h /
953 burst detection for bytes & halfwords added markom 8140d 11h /
952 Added or1200_monitor top. lampret 8140d 16h /
951 Updated file names lampret 8140d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.