OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 974

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
974 Enabled what works on or1ksim and disabled other tests. lampret 8000d 00h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8002d 04h /
972 Interrupt suorces fixed. simons 8002d 04h /
971 Now even keyboard test passes. simons 8002d 07h /
970 Testbench is now running on ORP architecture platform. simons 8002d 20h /
969 Checking in except directory. lampret 8003d 11h /
968 Checking in utils directory. lampret 8003d 11h /
967 Checking in mul directory. lampret 8003d 11h /
966 Checking in cbasic directory. lampret 8003d 11h /
965 Checking in basic directory. lampret 8003d 11h /
964 Checking in support directory. lampret 8003d 11h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8003d 11h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8003d 11h /
961 uart16550 RTL files renamed/added/removed. lampret 8003d 12h /
960 Directory cleanup. lampret 8003d 12h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 8004d 11h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8004d 11h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8004d 21h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8005d 01h /
955 typos and grammar fixed markom 8006d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.