OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 986

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
986 outputs out of function are not registered anymore markom 7971d 23h /
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7972d 10h /
984 Disable SB until it is tested lampret 7972d 10h /
983 First checkin lampret 7972d 12h /
982 Moved to sim/bin lampret 7972d 12h /
981 First checkin. lampret 7972d 12h /
980 Removed sim.tcl that shouldn't be here. lampret 7972d 12h /
979 Removed old test case binaries. lampret 7972d 12h /
978 Added variable delay for SRAM. lampret 7972d 12h /
977 Added store buffer. lampret 7972d 12h /
976 Added store buffer lampret 7972d 13h /
975 First checkin lampret 7972d 13h /
974 Enabled what works on or1ksim and disabled other tests. lampret 7972d 15h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7974d 19h /
972 Interrupt suorces fixed. simons 7974d 19h /
971 Now even keyboard test passes. simons 7974d 22h /
970 Testbench is now running on ORP architecture platform. simons 7975d 11h /
969 Checking in except directory. lampret 7976d 02h /
968 Checking in utils directory. lampret 7976d 02h /
967 Checking in mul directory. lampret 7976d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.