OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 990

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
990 Test is now complete. simons 8115d 12h /
989 c++ is making problems so, for now, it is excluded. simons 8116d 20h /
988 ORP architecture supported. simons 8117d 12h /
987 ORP architecture supported. simons 8117d 19h /
986 outputs out of function are not registered anymore markom 8117d 20h /
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8118d 07h /
984 Disable SB until it is tested lampret 8118d 08h /
983 First checkin lampret 8118d 09h /
982 Moved to sim/bin lampret 8118d 10h /
981 First checkin. lampret 8118d 10h /
980 Removed sim.tcl that shouldn't be here. lampret 8118d 10h /
979 Removed old test case binaries. lampret 8118d 10h /
978 Added variable delay for SRAM. lampret 8118d 10h /
977 Added store buffer. lampret 8118d 10h /
976 Added store buffer lampret 8118d 10h /
975 First checkin lampret 8118d 10h /
974 Enabled what works on or1ksim and disabled other tests. lampret 8118d 12h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8120d 16h /
972 Interrupt suorces fixed. simons 8120d 16h /
971 Now even keyboard test passes. simons 8120d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.